Analysis and Optimization under Crosstalk and Variability in Deep Sub-Micron VLSI Circuits

نویسنده

  • Debjit Sinha
چکیده

Analysis and Optimization under Crosstalk and Variability in Deep Sub-Micron VLSI Circuits

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Crosstalk Delay Analysis in Very Deep Submicron VLSI Circuits

The evolution of Integrated Circuit designing has been a real game changer in the field of VLSI system in the past quarter century. Very deep sub-micron (VDSM) technologies embracing sub-100nm wafer design technologies, to take advantage of the superior integration possibilities. At these technologies, many phenomena affect gate, path delay or wire delays. Now a days, crosstalk noise or crossta...

متن کامل

Analysis and Reduction of Capacitive Coupling Noise in High-Speed VLSI Circuits

Scaling the minimum feature size of VLSI circuits to sub-quarter micron and its clock frequency to 2GHz has caused crosstalk noise to become a serious problem, that degrades the performance and reliability of high speed integrated circuits. This paper presents an efficient method for computing the capacitive crosstalk in sub-quarter micron VLSI circuits. In particular, we provide closed-form ex...

متن کامل

MOCA ARM: Analog Reliability Measurement based on Monte Carlo Analysis

Due to the expected increase of defects in circuits based on deep submicron technologies, reliability has become an important design criterion. Although different approaches have been developed to estimate reliability in digital circuits and some measuring concepts have been separately presented to reveal the quality of analog circuit reliability in the literature, there is a gap to estimate re...

متن کامل

Comprehensive Evaluation of Crosstalk and Delay Profiles in VLSI Interconnect Structures with Partially Coupled Lines

In this paper, we present a methodology to explore and evaluate the crosstalk noise and the profile of its variations, and the delay of interconnects through investigation of two groups of interconnect structures in nano scale VLSI circuits. The interconnect structures in the first group are considered to be partially coupled identical lines. In this case, by choosing proper values for differen...

متن کامل

New Validation and Test Problems for High Performance Deep Sub- Micron VLSI Circuits Presenters:

This tutorial will focus on the emergence of new validation and test issues, factors motivating the emergence of these problems, basic models and the analysis of the underlying electrical phenomena, and several case studies. The primary factors causing a paradigm shift in the area of validation and test that will be discussed are deep sub-micron CMOS technology, high performance system architec...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2006